

 **EEL 4744**
EEL 4744C: µP Apps

Today's Menu



- Program File Structure
- Data Structures
- Program Structures
 - >Sequence, Selection, Repetition
- Transition from a “main” program to a “subroutine”
- Subroutine to add vectors

 See examples on web:
[Stack1.asm](#), [VectAdd.asm](#),
[doc8331](#), [doc0856](#)

University of Florida, EEL 4744 – File **08**
© Drs. Schwartz & Arroyo

1

 **EEL 4744**
EEL 4744C: µP Apps

Data Structures

- Bit Fields
- Floating Point
- Sequential List
- Matrix
- Linked List
- Stack
- Queue

University of Florida, EEL 4744 – File **08**
© Drs. Schwartz & Arroyo

2

EEL 4744

Data Structures: Bit Fields & Floating Point

7	6	5	4	3	2	1	0
F ₃			F ₂			F ₁	

31	24	23	0
0	0	B	0

8-bit Exponent

24-bit Mantissa

University of Florida, EEL 4744 – File 08
 © Drs. Schwartz & Arroyo

3

3




EEL 4744

Data Structures: Sequential List

- A **sequential list** of data is a collection of data mapped into successive locations in storage, starting at some initial location called the base address. The order of the elements may or may not have a particular significance.

4

 EEL 4744

EEL 4744C: µP Apps

Data Structures: Matrix

$A = \begin{bmatrix} 4 & 2 \\ 1 & 3 \end{bmatrix}$

Memory

<u>Location</u>	<u>Contents</u>
322	4
323	2
324	1
325	3

A is an m row by n column matrix
 a_{ij} = element in row i column j
 Location of a_{ij} = $A + (i-1)*n + (j-1)$

University of Florida, EEL 4744 – File 08
 © Drs. Schwartz & Arroyo

5

 EEL 4744

Data Structures: Linked List

* Before Insertion


NAME	POINTER
TITLE	POINTER
SALARY	NULL

Memory


37	Sue	NAME: ASCII								
38	3E	Pointer: TITLE								
39	79	SALARY: BCD								
3A	3B	3C	3D	3E	3F	40	41	42	NULL: 0 (EOL)	TITLE: ASCII
										Pointer: SALARY

University of Florida, EEL 4744 – File 08
 © Drs. Schwartz & Arroyo


6



7




8



9

9



10

10



EEL 4744

doc0856

Stack PUSH/POP XMEGA

- Data is pushed and popped from the stack using PUSH (decreases SP) and POP (increases SP)

Instruction	Operands	Description	Operation	#Clocks
PUSH	Rr	Push Register on Stack	STACK \leftarrow Rr	2
POP	Rd	Pop Register from Stack	Rd \leftarrow STACK	2

University of Florida, EEL 4744 – File 08
© Drs. Schwartz & Arroyo

11



EEL 4744

doc8331
Section 3.8

Stack on the XMEGA

- Stack Pointer (SP) is two 8-bit registers to form a 16-bit register
 - >Reference them with **CPU_SPL** and **CPU_SPH**
 - SPL is at 0x0D and SPH is at 0x0E (although we never reference them directly by address)
- SP is initialized at reset to the highest address of the internal SRAM (0x3FFF for our chip)
 - >**But in 4744**, assume that it is **UN**-initialized
- SP **MUST** be initialized **before** any subroutines or interrupts are used
- Stack grows from a higher memory addresses to a lower memory addresses

University of Florida, EEL 4744 – File 08
© Drs. Schwartz & Arroyo

12



EEL 4744

Stack Initialization on XMEGA

- The stack pointer has only 16 bits and can only address the low 64k of data space (0 - 0xFFFF)
 - > After reset, SP points to address 0x3FFF, but do **NOT** assume this, i.e., **always initialize the stack!**


Example:

```
.EQU STACK_ADDR = 0x3FFF
```

```
ldi r16, low(STACK_ADDR)
out CPU_SPL, r16      ;initialize low byte of stack pointer
ldi r16, high(STACK_ADDR)
out CPU_SPH, r16      ;initialize high byte of stack pointer
```

University of Florida, EEL 4744 – File 08
© Drs. Schwartz & Arroyo

13



EEL 4744


Program Structures and Structured Programming

- Do **not** use tricks to shorten code.
 - > Tricks will “*byte*” you later!
- Program Structures
 - > Sequence
 - > Selection (IF-THEN-ELSE)
 - > Repetition (FOR, WHILE, REPEAT-UNTIL)
 - > Main-Subroutine

University of Florida, EEL 4744 – File 08
© Drs. Schwartz & Arroyo

14

14



EEL 4744

Sequence

Sequence

```

Sequence
  ↓
  +---+
  | Instruction 1 |
  +---+
  | Instruction 2 |
  +---+
  | Instruction N |
  +---+
  ↓


```

ldi r16, 0xF ;Instruction 1
 sts PORTQ_DIR, r16 ;Instruction 2
 *
 *
 *
 add XL, YL ;Instruction N
 *
 *

University of Florida, EEL 4744 – File 08
© Drs. Schwartz & Arroyo

15

15



EEL 4744

XMEGA Branch Instruction

doc0856

- The syntax for a branch instruction is as follows:
BR_{XXX} Label
 >Label is assembled as a 7-bit (2's comp) signed constant
 – Values between 63 and -64
- PC calculations
 - >If (COND = true) PC = PC + 1 + signed 7-bit offset
 - >If (COND = false) PC = PC + 1
 - >If (COND = true) then instruction takes 2 cycles.
 - >If (COND = false) then instruction takes 1 cycles.
- Note that there are signed, unsigned, and simple branch instructions (see page 19 in doc0856)

University of Florida, EEL 4744 – File 08
© Drs. Schwartz & Arroyo

16

16



EEL 4744C: µP Apps

XMEGA Branch

Signed →

doc8331 Section 35

doc0856 Page 19

BRBS	Branch if Status Flag Set	if (SREG(s) = 1) then PC ← PC + k + 1
BRBC	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC ← PC + k + 1
BREQ	Branch if Equal	if (Z = 1) then PC ← PC + k + 1
BRNE	Branch if Not Equal	if (Z = 0) then PC ← PC + k + 1
BRCS	Branch if Carry Set	if (C = 1) then PC ← PC + k + 1
BRCC	Branch if Carry Cleared	if (C = 0) then PC ← PC + k + 1
BRSH	Branch if Same or Higher	if (C = 0) then PC ← PC + k + 1
BRLO	Branch if Lower	if (C = 1) then PC ← PC + k + 1
BRMI	Branch if Minus	if (N = 1) then PC ← PC + k + 1
BRPL	Branch if Plus	if (N = 0) then PC ← PC + k + 1
BRGE	Branch if Greater or Equal, Signed	if (N \oplus V = 0) then PC ← PC + k + 1
BRLT	Branch if Less Than, Signed	if (N \oplus V = 1) then PC ← PC + k + 1
BRHS	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1
BRHC	Branch if Half Carry Flag Cleared	if (H = 0) then PC ← PC + k + 1
BRTS	Branch if T Flag Set	if (T = 1) then PC ← PC + k + 1
BRTC	Branch if T Flag Cleared	if (T = 0) then PC ← PC + k + 1
BRVS	Branch if Overflow Flag is Set	if (V = 1) then PC ← PC + k + 1
BRVC	Branch if Overflow Flag is Cleared	if (V = 0) then PC ← PC + k + 1
BRIE	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1
BRID	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1

17

17



EEL 4744

XMEGA Conditional Branch Summary

From old version of doc0856
(not in new version)

Test	Boolean	Mnemonic	Complementary	Boolean	Mnemonic	Comment
Rd > Rr	Z \bullet (N \oplus V) = 0	BRLT ⁽¹⁾	Rd \leq Rr	Z \bullet (N \oplus V) = 1	BRGE*	Signed
Rd \geq Rr	(N \oplus V) = 0	BRGE	Rd \leq Rr	(N \oplus V) = 1	BRLT	Signed
Rd = Rr	Z = 1	BREQ	Rd \neq Rr	Z = 0	BRNE	Signed
Rd \leq Rr	Z \bullet (N \oplus V) = 1	BRGE ⁽¹⁾	Rd > Rr	Z \bullet (N \oplus V) = 0	BRLT*	Signed
Rd < Rr	(N \oplus V) = 1	BRLT	Rd \geq Rr	(N \oplus V) = 0	BRGE	Signed
Rd > Rr	C + Z = 0	BRLO ⁽¹⁾	Rd \leq Rr	C + Z = 1	BRSH*	Unsigned
Rd \geq Rr	C = 0	BRSH/BRCC	Rd < Rr	C = 1	BRLO/BRCS	Unsigned
Rd = Rr	Z = 1	BREQ	Rd \neq Rr	Z = 0	BRNE	Unsigned
Rd \leq Rr	C + Z = 1	BRSH ⁽¹⁾	Rd > Rr	C + Z = 0	BRLO*	Unsigned
Rd < Rr	C = 1	BRLO/BRCS	Rd \geq Rr	C = 0	BRSH/BRCC	Unsigned
Carry	C = 1	BRCS	No carry	C = 0	BRCC	Simple
Negative	N = 1	BRMI	Positive	N = 0	BRPL	Simple
Overflow	V = 1	BRVS	No overflow	V = 0	BRVC	Simple
Zero	Z = 1	BREQ	Not zero	Z = 0	BRNE	Simple

Note: 1. Interchange Rd and Rr in the operation before the test, i.e., CP Rd,Rr → CP Rr,Rd

18

University of Florida, EEL 4744 – File 08

© Drs. Schwartz & Arroyo

9

EEL 4744

IF-THEN-ELSE Selection

IF-THEN-ELSE

THEN

ELSE

Inst. 1 Inst. 2

Inst. 3

ldi r16, N1
ldi r17, N2
cp r16, r17
breq LY
*
LX: {Inst. 2}
rjmp LZ
LY: {Inst. 1}
LZ: {Inst. 3}
*
*

Condition is N1-N2=0
;IF condition is TRUE,
; THEN branch to LY,
; ELSE branch to here(LX)

University of Florida, EEL 4744 – File 08
© Drs. Schwartz & Arroyo

19

EEL 4744

FOR Repetition

FOR

Initialization

C TRUE

Body

Inst. N


ldi r16, 101 ;Initialization (don't change Z flag)
ori r16, 0 ; This used to change Z flag
breq LY ;The block of instructions of
LX: {BODY} ; BODY are executed
; repeatedly, starting
; with (r16) equal to 101 and
; continuing until (r16) is 0
dec r16 ;In this case, the condition is
brne LX ; r16=0
LY: {Inst. N}
*
*

University of Florida, EEL 4744 – File 08
© Drs. Schwartz & Arroyo

20

EEL 4744

WHILE Repetition



```

*  

ldi r16, N1  

LX: cp r16, r17 ; Condition is N1-r17=0  

brne LY ; The block of instructions of  

{BODY} ; repeatedly, WHILE the  

; condition (C) is satisfied  

; N1-r17=0 must be eventually  

; satisfied  

rjmp LX  

LY: {Inst. N}  

*  

*


```

University of Florida, EEL 4744 – File 08
© Drs. Schwartz & Arroyo

21

EEL 4744

REPEAT-UNTIL Repetition



```

REPEAT-UNTIL  

LX: {BODY}  

;The block of instructions of  

; BODY are executed repeatedly  

; UNTIL the condition(C) is  

; satisfied.  

cp r16,r17 ; Condition is r16-r17=0  

breq LY  

rjmp LX  

LY: {Inst. N}  

*  

*

```

University of Florida, EEL 4744 – File 08
© Drs. Schwartz & Arroyo

22

 EEL 4744

Stack on the XMEGA

doc8331
Section 3.8

- During subroutine calls and interrupts, the return address is **automatically** pushed on the stack
 - The return address (for our chip) is **3** bytes [you should try it and verify], and hence the stack pointer is decremented/incremented by **three**
 - The return address is popped off the stack when returning from each of the following:
 - Return from subroutines with the **RET** instruction
 - Return from interrupts with the **RETI** instruction

University of Florida, EEL 4744 – File 08
© Drs. Schwartz & Arroyo

23

 EEL 4744

RCALL/CALL, RET/RETI, and Stack on XMEGA


doc0856

- Use **CALL** (or **RCALL**) instruction to call subroutine
- Use **RET** instruction to return from subroutine calls
- Use **RETI** instruction to return from interrupts


Instruction	Operands	Description	Operation	# Clocks
RCALL	k	Relative Call Subroutine	$PC \leftarrow PC + k + 1$	3/4
CALL	k	Call Subroutine	$PC \leftarrow k$	4/5
RET	None	Subroutine Return	$PC \leftarrow STACK$	4/5
RETI	None	Interrupt Return	$PC \leftarrow STACK$	4/5

University of Florida, EEL 4744 – File 08
© Drs. Schwartz & Arroyo

24



25




26



EEL 4744

CALL and RCALL on XMEGA

- With the XMEGA, both RCALL and CALL store **3-bytes** (not 2-bytes) onto the stack
- The most significant byte for our processor is **ALWAYS** 0x00 because we are limited to 128k (shift right 1-bit → 64k)
- RCALL take 2-bytes (1 word) of program memory
>Can go -2048 to 2047 addresses from the next address
- CALL takes 4-bytes (2 words) of program memory
>Can go anywhere in the addressable space (even for larger XMEGAs)



EEL 4744

Subroutine Control Instructions for XMEGA

- rcall** (Relative Call to Subroutine)
 - General format: **rcall** LABEL (or address) [assembler calculates **offset**]
 - Addressing Mode: PC Relative ($-2048 \leq \text{offset} \leq 2047$)
 - Description: $(PC) \leftarrow (PC) + 1; ((SP)) \leftarrow (PC_L); (SP) \leftarrow (SP) - 1;$
 $((SP)) \leftarrow (PC_M); (SP) \leftarrow (SP) - 1; ((SP)) \leftarrow (PC_H);$
 $(SP) \leftarrow (SP) - 1; PC \leftarrow PC + \text{offset}$
- call** (Call Subroutine)
 - General format: **call** LABEL (or address)
 - Addressing Mode: Extended
 - Description: $(PC) \leftarrow (PC) + 2; ((SP)) \leftarrow (PC_L); (SP) \leftarrow (SP) - 1;$
 $((SP)) \leftarrow (PC_M); (SP) \leftarrow (SP) - 1; ((SP)) \leftarrow (PC_H);$
 $(SP) \leftarrow (SP) - 1; PC \leftarrow \text{addr}$
- ret** (Return from Subroutine)
 - General format: **ret**
 - Addressing Mode: Inherent
 - Description: $(SP) \leftarrow (SP) + 1; (PC_H) \leftarrow ((SP));$
 $(SP) \leftarrow (SP) + 1; (PC_M) \leftarrow ((SP));$
 $(SP) \leftarrow (SP) + 1; (PC_L) \leftarrow ((SP));$

PC is 22-bits
 $PC = PC_H | PC_M | PC_L$



EEL 4744 XMEGA Stack Example with Subroutine

- See example on website: [Stack1.asm](#)
 - >View code and [simulate](#)
 - Watch stack, stack pointer (SP)

Stack1.asm

University of Florida, EEL 4744 – File 08
© Drs. Schwartz & Arroyo

29



EEL 4744

Example (Add two Vectors)

```

void Add_Vectors(int a[3], int b[3], int result[3]);
int main(void)
{
    int A[3] = {1, 2, 3};
    int B[3] = {0xA0, 0xB0, 0xC0};
    int C[3];
    Add_Vectors(A, B, C);
}
void Add_Vectors(int a[3], int b[3], int result[3])
{
    int i;
    for(i=0; i<3; i++)
    {
        result[i] = a[i] + b[i];
    }
}

```

University of Florida, EEL 4744 – File 08
© Drs. Schwartz & Arroyo

30

 EEL 4744

 VectorAdd.asm

ASM Example: Description (for XMEGA)

```
*****
* Calls a subroutine, VectorADD, that adds two
* contiguous N-element vectors to form the
* resulting vector, VC = VA + VB. The
* subroutine inputs and outputs are below.
* Inputs: Z = address of the first vector (VA)
*         r16 = N, the number of elements
*         Z+N is address of the 2nd vector (VB)
*         X = address of resulting vector sum
* Outputs: Table pointed to by X (VC)
*****
```

VectorAdd.asm

University of Florida, EEL 4744 – File 08
© Drs. Schwartz & Arroyo

31

 EEL 4744

The End!

University of Florida, EEL 4744 – File 08
© Drs. Schwartz & Arroyo

32